

PATENT APPLICATION

042390.P11446

Amendment to Claims

---

1.(original) A method comprising:

checking a current clock period when a memory is accessed, the current clock period being one of a given number of clock periods; and  
setting a usage bit corresponding to the current clock period, the usage bit indicating usage information for the memory.

2.(original) The method of claim 1, further comprising:

erasing usage bits corresponding to a new clock period when the new clock period begins.

3.(original) The method of claim 2, wherein erasing the usage bits at once.

4.(original) The method of claim 1, further comprising:

resetting usage bits when an address/tag of the memory is changed; and  
setting a usage bit corresponding to a current clock period.

5.(original) The method of claim 1, wherein the memory is a non-volatile cache memory.

6.(original) The method of claim 5, wherein the given number of clock periods is four.

**PATENT APPLICATION**

**042390.P11446**

7.(original) The method of claim 6, wherein one clock period is a plurality of hours.

8.(original) The method of claim 5, wherein the non-volatile cache memory is a destructive read memory.

K1  
9.(original) The method of claim 8, wherein the destructive read memory is one of a polymer ferroelectric RAM, a magnetic RAM or a core memory.

10.(original) The method of claim 8, wherein setting the usage bit during a writeback cycle.

11.(original) The method of claim 1, further comprising:  
de-allocating data in the memory based upon the usage bits if the memory is considered full.

12.(original) A memory comprising:  
an area to store data; and  
an area to store metadata for the data, the metadata including:  
a plurality of usage bits to indicate usage information for the memory, each usage bit corresponding to one of a given number of clock periods.

**PATENT APPLICATION**

**042390.P11446**

13.(original) The memory of claim 12, wherein the usage information is a least recently used information.

14.(original) The memory of claim 12, wherein the memory is a non-volatile cache memory.

15.(original) The memory of claim 14, wherein the given number of clock periods is four.

16.(original) The memory of claim 14, wherein the non-volatile cache memory is a destructive read memory.

17.(original) The memory of claim 16, wherein the destructive read memory is one of a polymer ferroelectric RAM, a magnetic RAM or a core memory.

18.(original) A system comprising:  
a memory to store data and metadata for the data, the metadata including a plurality of usage bits to indicate usage information for the memory, each usage bit corresponding to one of a given number of clock periods; and  
a memory controller to update the usage bits based on the clock period and to de-allocate the data using the plurality of usage bits.

PATENT APPLICATION

042390.P11446

19.(original) The system of claim 18, wherein the usage information is a least recently used information.

20.(original) The system of claim 18, wherein the memory is a non-volatile cache memory.

21.(original) The system of claim 20, wherein the given number of clock periods is four.

22.(original) The system of claim 20, wherein the non-volatile cache memory is a destructive read memory.

23.(original) A method comprising:  
storing metadata indicating usage information for a memory; and  
updating the metadata during a writeback cycle.

24.(original) The method of claim 23, wherein the usage information is a least recently used information.

25.(original) The method of claim 23, wherein storing usage bits as the metadata to indicate the usage information.

PATENT APPLICATION

042390.P11446

26.(original) The method of claim 25, wherein updating the metadata comprises:

checking a current clock period when the memory is accessed, the current clock period being one of a predetermined number of clock periods; and

setting a usage bit corresponding to the current clock period, the usage bit indicating usage information for the memory.

27.(original) The method of claim 26, wherein updating the metadata further comprises:

erasing usage bits corresponding to a new clock period when the new clock period begins.

28.(original) The method of claim 26, wherein updating the metadata further comprises:

resetting usage bits when an address/tag of the memory is changed; and  
setting a usage bit corresponding to a current clock period.

29.(original) The method of claim 26, wherein the memory is a non-volatile cache memory.

30.(original) The method of claim 29, wherein the predetermined number of clock periods is four.

31.(original) The method of claim 29, wherein the non-volatile cache memory is a destructive read memory.

32.(original) An instruction loaded in a machine readable medium comprising:

a first group of instructions to check a current clock period when a memory is accessed, the current clock period being one of a predetermined number of clock periods; and

A1  
a second group of instructions to set a usage bit corresponding to the current clock period, the usage bit indicating usage information for the memory.

33.(original) The instruction of claim 32, further comprising:

a third group of instructions to erase usage bits corresponding to a new clock period when the new clock period begins.

34.(original) The instruction of claim 32, further comprising:

a third group of instructions to reset usage bits for the memory when an address/tag of the memory is changed, and to set a usage bit corresponding to a current clock period.

35.(original) An instruction loaded in a machine readable medium comprising:

**PATENT APPLICATION**

**042390.P11446**

a first group of instructions to store metadata information for a line of a memory; and

a second group of computer instructions to update the metadata during a writeback cycle.

36.(original) The instruction of claim 35, wherein the first group of computer instructions to store metadata to indicate usage information for a line of a memory.

37.(original) The instruction of claim 35, wherein the first group of computer instructions to store metadata for a line of a destructive read memory.

38.(original) A method comprising:  
storing metadata for a cache memory; and  
updating the metadata during a writeback cycle.

39.(original) The method of claim 38, wherein the metadata is metadata indicating usage information for the cache memory.

40.(original) The method of claim 38, wherein the cache memory is a non-volatile cache memory.

PATENT APPLICATION

042390.P11446

41.(original) The method of claim 38, wherein the cache memory is a destructive read memory.

42.(newly added) An apparatus comprising:

a non-volatile destructive read memory to cache data for a storage device and to store usage information for the non-volatile destructive read memory.

43.(newly added) The apparatus of claim 42, wherein the non-volatile destructive read memory is a polymer ferroelectric random access memory (PFRAM), a magnetic RAM (MRAM), or a core memory.

44.(newly added) The apparatus of claim 42, wherein the storage device is a magnetic or optical memory device.

45.(newly added) The apparatus of claim 42, further comprising:  
a cache controller coupled to the non-volatile destructive read memory; and  
a main memory coupled to the cache controller.

46.(newly added) The apparatus of claim 42, wherein the non-volatile destructive read memory is a polymer ferroelectric memory.